0
Ñ
Ξ
2
Č
6

## Kohsaku Shibata

2/6/2007	Databases	USOCR; FPRS; EPO; JPO; DERWENT; IBM	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM	FPRS; EPO	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	USPAT; USOCR; FPRS; EPO; JPO;	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	USOCR; FPRS; EPO; JPO; DERWENT; IBM	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	USPAT; USOCR; FPRS;	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I	USPAT; USOCR; FPRS; EPO;	USPAT; USOCR; FPRS; EPO;	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I	USOCR; FPRS; EPO; JPO; DERWENT; I	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO;	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;	USPAT; USOCR; FPRS; EPO; JPO;	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_	USOCR; FPRS; EPO	USPAT; USOCR; FPRS;	USPAT, USOCR; FPRS; EPO; JPO;	US-PGPUB; USPAT; USUCK; FPRS; EPU; JPU; DERWENT; IBM_TDB			
	Hits Search String	12 very long instruction word with simulat\$3		1929 very long instruction word with processor	_		13 S4 and (simulat\$3 with ((group or set or plurality) near2 instruction))		59 S7 and (simulat\$3 with instruction)	32 S7 and (simulat\$3 with cycle)	4 S7 and (generat\$3 with simulat\$3 with result)											12 S7 and (simulat\$3 with (simultaneous\$2 or concurrent\$2))			43 S7 and (pipeline with stage)						14 S7 and ((reconstruct\$3 or creat\$3 or generat\$3) with resource)			3 S7 and (break with condition with determin\$3)			137 S7 and (updat\$3 with result)				162 S1 or S2 or S5 or S6 or S8 or S9 or S10 or S11 or S12 or S14 or S15 or S16 or S17 or S18 o US-PGPUB;	_
:	#	S1	S2	S3	ጷ	SS	Se Se	S7	83	S10	S12	S27	S11	S28	S13	S14	<b>S3</b> 3	S35	S16	S17	S18	S19	S20	S21	S22	S23	S24	S47	S25	S26	<b>S</b> 29	8S	230	S31	<b>S</b> 32	<b>S</b> 36	<b>S</b> 37	S34	S39	S38	¥ 8	<b>8</b>

US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; IPO; DERWENT; IBM_TDB	USPAT, USOCR, FRRS, EPO, JPO, DERWENT, IBM. USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM. USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM. USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM.	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_ USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_ USPAT: USOCB; EPDS; EPO; IPO; DEPAKENT; IBM_	USPAT, USOCR, FPRS, EPO, JPO, DERWENT, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, USPAT: USOCR, FPRS, EPO, JPO, DERWENT;	USPAT, USOCR; FPRS; EPO, JPO; DERWENT; USPAT, USOCR; FPRS; EPO, JPO; DERWENT;	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; USPAT: USOCR: FPRS: FPO: JPO: DERWENT	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; ISOCB; EPDS; EPO; IPO; DEDWENT; ISOCB; EPDS; EPO; IPO; DEDWENT;	USPAT, USOCK, FTKS, ETC, STC, DENVENT, I	USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM,	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM,	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT; IBM_TDB	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM	US-PGPUB; USPAT; USOCK; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	USPAT; USOCR; FPRS;	USPAT; USOCR; FPRS;	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWEN ; IBM_TDB US-PGPUB: USPAT: USOCR: FPRS; FPO: JPO: DERWENT: IBM_TDR	USPAT; USOCR; FPRS;	USPAT; USOCR; FPRS;	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM	US-FGFUB; USPAT; USOCK; FFKS; EFO; JFO; UEKWENT; IBM_TUB US-PGPUB: USPAT: USOCR: FPRS: FPO: JPO: DERWENT: IBM_TDR	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB or S57 or S58 or S59 or S60 or S61 or S62 or S63 c US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S21 or S30 or S37 or S40 or S39 S41 and S42 S41 or S43 S44 and S6 S7 and (simulats) with instruction-based)				S54 and (simulat\$3 with cycle-by-cycle) S54 and (simulat\$3 with instruction)					very long instruction word same simulat\$3		S54 and (break with condition with stop) S54 and (step with execution with instruction)					S101 or \$102	very long instruction word with processor with resource		•	S54 and ((reconstruct\$3 or creat\$3 or generat\$3) with resource) S99 or ≲100				554 and (gelayst with (cycle or instruction)) S54 and (cancel\$3 with execution with instruction)		S54 and (cancel\$3 with execution) S48 or S49 or S52 or S53 or S55 or S56
304 142 162 13	ა ო ო <u>გ</u>	1 2 10£2	50 102	2 69	255	12 4 g	£ 5.	4	1030	32	- 은	12	20r s		6 2	28	9 4	162	∞ ;	7 2	} ო	10	4 9	ე ო	137	3 162
\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	S15 S61 S68	S62 S60 S51	S64 S76	S58 S56	S66 S52	S48 S54	S53	SS9	S49	S57	S63 S70	S65	, Se Se Se Se	S71	S69 S72	S103	. S73 S74	290 S90	S94	S/5	S77	878	S79	282 S80	S83	S81 S87

US-PGPUB: USPAT: USOCK: FPRS: EPO: JPO: DERWENT: IBM TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO. JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB: USPAT: USOCR: FPRS: EPO: JPO: DERWENT: IBM_TDB
US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
2/6/2007
Results of search set 591:  Document Kind Codes Title  US 20060174059 A1 Speculative data loading using circular addressing or simulated circular addressing 20060803 711/10  US 20060150170 A1 Methods and apparatus for automated generation of abbreviated instruction set and configur. 20060718 A1 Functional coverage driven test generation for validation of pipelined processors
ug\$4)) ng and configure

Abstract																				•		٠		
ssue Date Current OR	20060803 711/110	20060706 717/158	20060518 714/741	20060504 712/240	20060504 712/238	20060504 712/24	20060406 714/5	20060330 375/341	20060302 709/217	20060119 717/136	20051229 710/72	20051124 718/105	20051006 713/322	20050929 712/35	20050901 327/175	20050818 712/24	20050804 710/22	20050728 712/227	20050728 347/19	20050714 347/19	20050707 712/214	20050707 712/34	20050421 717/151	20050421 703/22
	US 20060174059 A1 Speculative data loading using circular addressing or simulated circular addressing	1 Methods and apparatus for automated generation of abbreviated instruction set and configure				.1 Super-reconfigurable fabric architecture (SURFA): a multi-FPGA parallel processing archited		.1 Metacores: design and optimization techniques	<ol> <li>Automated failover in a cluster of geographically dispersed server nodes using data replicatio</li> </ol>						<ol> <li>Enhanced negative constraint calculation for event driven simulations</li> </ol>			<ol> <li>Programmable event driven yield mechanism which may activate other threads</li> </ol>		1 Integrated circuit with tamper detection circuit	<ol> <li>Mechanism to exploit synchronization overhead to improve multithreaded performance</li> </ol>	1 Methods and apparatus for dual-use coprocessing/debug interface	1 Compiler apparatus	<ol> <li>System incorporating physics processing unit</li> </ol>
Document Kind Codes Title	US 20060174059 A	US 20060150170 A1	US 20060107158 A1	US 20060095750 A1	US 20060095745 A1	US 20060095716 A1	US 20060075285 A1	US 20060067436 A1	US 20060047776 A1	US 20060015855 A1	US 20050289259 A1	US 20050262510 A1	US 20050223253 A1	US 20050216702 A1	US 20050189976 A1	US 20050182916 A1	US 20050172050 A1	US 20050166039 A1	US 20050162456 A1	US 20050151777 A1	US 20050149697 A1	US 20050149693 A1	US 20050086653 A1	US 20050086040 A1

20050407 703/2 20050407 463/1 20050310 708/204 20050217 710/22 20050203 712/233 20050113 712/10 20041104 348/207.2 20040902 712/239 20040819 718/102		
A1 Physics processing unit A1 Method for providing physics simulation data A1 Method apparatus and instructions for parallel data conversions A1 Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro A1 Methods and apparatus for scalable array processor interrupt detection and response A1 Multiple-thread processor for threaded software applications A1 Program-directed cache prefetching for media processors A1 Image processing apparatus for applying effects to a stored image A1 Method, apparatus and compiler for predicting indirect branch target addresses A1 Programmable event driven yield mechanism which may activate other threads A1 Methods and apparatus for applying affects control		Al Boosting simulation performance by dynamically customizing segmented object codes based.  Al Defect tracking simulation performance by dynamically customizing on cards  Al Defect tracking by utilizing real-time counters in network computing environments  Al Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions  Al Methods and apparatus for automated generation of abbreviated instruction set and configure  Methods and apparatus for automated generation of abbreviated instruction set and configura  Al Utilization of color transformation effects in photographs  Al Willization of color transformation effects in photographs  Print roll for use in a camera imaging system  Al Method of generating development environment for developing system LSI and medium which  Al Method and apparatus for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processor  Al Method and apparatus for optimizing Applications on Configurable Processors  Al Method and apparatus for providing data transfer control  Al Method and apparatus for providing data transfer control  Al Method and apparatus for simulation processor  Al Method and apparatus for simulation processor  Al Method and apparatus for simulation processor  Al Method and apparatus for simulating transparent latches  Al Data processing device with instruction translator and memory interface device  Automatic design of VLIW processors  Al Processor having priority changing function according to threads  Al thomatic design of VLIW processors  Al Thomatic design of VLIW processors  Al Automatic design of VLIW processors  Al Automatic design of VLIW processors  Al Automatic design of VLIW processors  Al Methods and apparatus for instruction addressing in indirect VLIW processors  Al Methods and apparatus for indirect VLIW memory allocation
US 20050075849 A US 20050075154 A US 20050055389 A US 20050027973 A US 2005002743 A US 20040268051 A US 2004017552 A US 20040163083 A	20040153634 20040153634 20040117173 20040103193 20040093484 20040088462 20040078674	

	20050419 712/215 20050322 714/33 20050315 712/15 20040113 710/260 20041130 703/22 20041133 717/140 20040803 703/21 20040803 703/21 20040608 375/240 26 20040611 710/4 20040413 710/33 20040120 710/261 20040120 710/261 20040120 710/261 20040120 710/261 20031125 712/24
Methods and apparatus for providing data transfer control Methods and apparatus for power control in a scalable array of processor elements Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro Methods and apparatus for loading a very long instruction word memory Methods and apparatus for dual-use coprocessing/debug interface METHOD AND SYSTEM FOR DETERMINING OPTIMAL DELAY ALLOCATION TO DATAPF Methods and apparatus for providing direct memory access control Designer configurable multi-processor system Combined media- and ink-supply cartridge Method and apparatus for providing direct memory access control Defect tracking by utilizing real-time counters in network computing environments Clock edge value calculation in hardware simulation Implementation of fast data processing with mixed-signal and purely digital 3D-flow processin Method and apparatus for eat-eticn and isolation during large scale circuit verification Camera system with computer language interpreter Method and apparatus for automated generation of abbreviated instruction set and configure Methods and apparatus for establishing port priority functions in a VLIW processor Methods and apparatus for establishing port priority functions in a VLIW processor Methods and apparatus for efficient vocoder implementations Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro Processor having priority changing function according to threads Method fame storage using multiple memory circuits Method and system for distributed testing of electronic devices Processor architecture	Methods and apparatus for loading a very long instruction word memory Methods and apparatus that simulates the execution of paralled instructions in processor funct Methods and apparatus for providing context switching between software tasks with reconfigu. Methods and apparatus for scalable array processor interrupt detection and response Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro Methods and apparatus for improved efficiency in pipeline simulation and emulation Processor with programmable addressing modes Boosting simulation performance by dynamically customizing segmented object codes based Retargetable computer design system Methods and apparatus for efficient cosine transform implementations Transcoder-multiplexer (transmux) software architecture Specifying different type generalized event and action pair in a processor Methods and apparatus for loading a very long instruction word memory Configuration bus reconfigurable/reprogrammable interface for expanded direct memory acce Interrupt control apparatus and method separately holding respective operation information o Methods and apparatus for establishing port priority functions in a VLIW processor Automatic design of VLIW processors
2002001 2002000 2002000 2002000 2001003 2001003 2001003 2001003 2001003 2001003 7084951 7065723 7065723 7065723 7065723 706143 7051303	US 6883088 B1 US 6871298 B1 US 6871298 B1 US 6842811 B2 US 6834295 B2 US 6823505 B1 US 6775610 B2 US 6775610 B1 US 6775406 B1 US 6772406 B1 US 6772406 B1 US 6772406 B1 US 6772406 B1 US 6772487 B1 US 6735690 B1 US 6694385 B1 US 6694385 B1 US 6694385 B1 US 6694385 B1 US 6694385 B1 US 6694385 B1 US 6658655 B1

US 6622234 B1	Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions	20030916 712/22
US 6606721 B1	Method and apparatus that tracks processor resources in a dynamic pseudo-random test pro	20030812 714/728
US 6604067 B1	Rapid design of memory systems using dilation modeling	20030805 703/21
US 6581187 B2	Automatic design of VLIW processors	20030617 716/1
US 6581152 B2	Methods and apparatus for instruction addressing in indirect VLIW processors	20030617 712/24
US 6507947 B1	Programmatic synthesis of processor element arrays	20030114 717/160
US 6457073 B2	Methods and apparatus for providing data transfer control	20020924 710/22
US 6453367 B2	Methods and apparatus for providing direct memory access control	20020917 710/26
US 6408428 B1	Automated design of processor systems using feedback from internal measurements of cand	20020618 716/17
US 6397324 B1	Accessing tables in memory banks using load and store address generators sharing store rea	20020528 712/225
US 6385757 B1	Auto design of VLIW processors	20020507 716/1
US 6356994 B1	Methods and apparatus for instruction addressing in indirect VLIW processors	20020312 712/24
US 6327552 B1	Method and system for determining optimal delay allocation to datapath blocks based on area	20011204 703/2
US 6260082 B1	Methods and apparatus for providing data transfer control	20010710 710/22
US 6256683 B1	Methods and apparatus for providing direct memory access control	20010703 710/26
US 6223208 B1	Moving data in and out of processor units using idle register/storage functional units	20010424 718/108
US 6219780 B1	Circuit arrangement and method of dispatching instructions to multiple execution units	20010417 712/215
US 6217165 B1	Ink and media cartridge with axial ink chambers	20010417 347/86
US 6199152 B1	Translated memory protection apparatus for an advanced microprocessor	20010306 711/207
US 6163836 A	Processor with programmable addressing modes	20001219 712/37
US 6112299 A	Method and apparatus to select the next instruction in a superscalar or a very long instruction	20000829 712/236
US 6055619 A	Circuits, system, and methods for processing multiple data streams	20000425 712/36
US 6044222 A	System, method, and program product for loop instruction scheduling hardware lookahead	20000328 717/156
US 6031992 A	Combining hardware and software to provide an improved microprocessor	20000229 717/138
US 6011908 A	Gated store buffer for an advanced microprocessor	20000104 714/19
US 5966537 A	Method and apparatus for dynamically optimizing an executable computer program using inpi	19991012 717/158
US 5958061 A	Host microprocessor with apparatus for temporarily holding target processor state	19990928 714/1
US 5937202 A	High-speed, parallel, processor architecture for front-end electronics, based on a single type	19990810 712/19
US 5926832 A	Method and apparatus for aliasing memory data in an advanced microprocessor	19990720 711/141
US 5925123 A	Processor for executing instruction sets received from a network or from a local memory	19990720 712/212
US 5896521 A	Processor synthesis system and processor synthesis method	19990420 703/21
US 5883640 A	Computing apparatus and operating method using string caching to improve graphics perform	19990316 345/503
US 5832205 A	Memory controller for a microprocessor for detecting a failure of speculation on the physical n	19981103 714/53
US 5313551 A	Multiport memory bypass under software control	19940517 711/149
JP 2003345606 A	METHOD, PROGRAM, AND APPARATUS FOR SIMULATION	20031205
US 6826522 B	Simulation method of multi-parallel-stage pipe-lined processor, involves reordering chronolog	20041130
US 20040117172 A	Simulation apparatus for very long instruction word processor, generates simulation result of	20040617
US 20040059892 A	Dynamic program decompression device for game engines, has multiplexer using microcode	20040325
US 6704855 B	Shared resource elements accessing method in very-long instruction word processor, involve	20040309
JP 2003345606 A	Processor command execution simulation method in digital consumer-application apparatus,	20031205
JP 2003140910 A	Binary translation method for very long instruction word processor, involves detecting present	20030516
JP 2002304292 A	Simulation method of very long instruction word processor, involves decoding basic command	20021018